In this work, we will study the carrier phase Lock Loop (CPLL) when the input carrier changes its shape.
I. INTRODUCTION
The carrier Phase Lock Loop (PLL) is the conventional PLL device whose VCO (Voltage Controlled Oscillator) is able to follow the input carrier wave. Normally, the PLL input signal is a frequency modulated carrier and the PLL output signal is the demodulated base band signal. Other times the PLL output is the VCO frequency signal or clock which is a high quality version of the input signal.
We will develop four different Carrier Phase Lock Loop (CPLL) types which are the analog, the hybrid, the combinational and the sequential. [1, 2, 3, 4, 5, 6, 7, 8, 9] . Fig.1 shows the general configuration of the CPLL. Where, Kf is the phase comparator gain, F(s) is the loop filter, Ko is the VCO gain and Ka is the loop amplification gain parameter that acts on the root locus, controlling the loop desired characteristics.
Each one of the four synchronizers will be tested when the carrier input changes between sinusoidal wave, triangular wave and rectangular wave [10, 11, 12, 13, 14, 15] .
Following, we will present the four CPLLs: analog, hybrid, combinational and sequential.
Next, we will show the three carrier waves: sinusoidal, triangular and rectangular..
After, we will present the design and the tests of the synchronizers in the presence of noise.
Then, we present the results with some comparisons. Finally, we present the conclusions.
1'2 UA-UBI
II. FOUR TYPES OF CARRIER PHASE LOCK LOOP
We will present four types of phase Lock Loops namely, the analog, the hybrid, the combinational and the sequential. The difference between them is inside of the carrier phase comparator [1, 2] .
A. Analog type
In the analog type, the carrier phase comparator is based on an ideal multiplier, which is an analog component (Fig.2) . The phase comparator inputs (main input and VCO output) are both analog.
B. Hybrid type
In the hybrid type, the carrier phase comparator is based on a switch or real multiplier, which is an hybrid component (Fig.3) . The phase comparator main input is, now, digital but the input coming from the VCO output continues to be analog.
C. Combinational type
In the combinational type, the carrier phase comparator is based on an exor gate, which is a combinational component (Fig.4) . The phase comparator inputs (main input and VCO output) are both digital, but its output is only function of the main input (circuit without memory).
D. Sequentiall type
In the sequential type, the carrier phase comparator is based on a flip flop, which is a sequential component (Fig.5) . The phase comparator inputs (main input and VCO output) are both digital, but its output is simultaneously function of the main input and of the phase comparator state (circuit with memory).
III. INPUT CARRIER CAN BE ONE OF THREE WAVES
We will study the behavior of the CPLL when the input carrier changes its form between the sinusoidal wave, triangular wave and rectangular wave [3, 4] .
Fig .6 shows the input carrier changing its form but maintaining its signal power. In the three waves, we wish the same signal to noise ratio SNR in order to have equal conditions.
Since the noise power Pn=No*Bn is equal in the three cases, then the signal power Ps=Aef 2 must also be equal in the three waves. Where, No is the noise spectral density, Bn is the extern bandwidth and Aef=Arms is the root mean squared signal amplitude.
So, in order to have the same signal power Ps= Arms 2 and consequently the same RMS amplitude for the three waves, the sinusoidal wave must have a peak amplitude Ap= √2*Aef, the triangular wave must have a peak amplitude Ap=√3*Aef and the rectangular wave must have a peak amplitude Ap=√1*Aef. In the last figure, we considered Aef=Arms=0.5V.
IV. DESIGN, TESTS AND RESULTS
We will present the design, the tests and the results of the referred synchronizers [6] .
A. Design
To get guaranteed results, it is necessary to dimension all the synchronizers with equal conditions. Then it is necessary to design all the loops with identical linearized transfer functions.
The general loop gain is Kl=Kd.Ko=Ka.Kf.Ko where Kf is the phase comparator gain, Ko is the VCO gain and Ka is the control amplification factor that permits the desired characteristics.
For analysis facilities, we use a normalized transmission rate tx=1baud, what implies also normalized values for the others dependent parameters. So, the normalized clock frequency is fCK=1Hz.
We choose a normalized external noise bandwidth Bn = 5Hz and a normalized loop noise bandwidth Bl = 0.02Hz. Later, we can disnormalize these values to the appropriated transmission rate tx. Now, we will apply a signal with noise ratio SNR given by the signal amplitude Aef, noise spectral density No and external noise bandwidth Bn, so the SNR = A For the others PLLs the jitter formula is more complicated.
-2 nd order loop:
The second order loop is not shown here, but the results are identical to the ones obtained above for the first order loop.
B. Tests
Fig .10 shows the setup that was used to test the various synchronizers. Fig.7 Block diagram of the test setup
The receiver recovered clock with jitter is compared with the emitter original clock without jitter, the difference is the jitter of the received clock.
C. Jitter measurer (Meter)
The jitter measurer (Meter) consists of a RS flip flop, which detects the random variable phase of the recovered clock (CKR), relatively to the fixed phase of the emitter clock (CKE). This relative random phase variation is the recovered clock jitter (Fig.11) . The other blocks convert this random phase variation into a random amplitude variation, which is the jitter histogram.
Then, the jitter histogram is sampled and processed by an appropriate program, providing the RMS jitter and the peak to peak jitter.
D. Results
We will present the output jitter UI-RMS (Unit Interval Root Mean Squared) as function of the input SNR (Signal to Noise Ratio) for the four carrier PLL considering three input waves, namely the sinusoidal, triangular and sequential.
These waves have the same SNR, we will see that the jitter diminishes almost exponentially when the SNR increases. Fig.9 shows the UI jitter -SNR curves of the analog CPLL for the three input waves: sinusoidal (sin), triangular (tri) and rectangular (rec). This synchronizer hasn't input limiter what maintains the analog format to the input signal. We verify, that the jitter curves are similar for the sinusoidal and rectangular input waves and disadvantageous for the triangular wave. We verify that the jitter curves, are different for the three waves. The jitter curves diminishes in the inverse direction of the transition slope increasing (tri. -> sin. -> rec.). Fig.11 shows the UI jitter-SNR curves of the combinational CPLL, for the three input waves: sinusoidal (sin), triangular (tri) and rectangular (rec). This synchronizer has input limiter what gives digital format to the input signal. We verify that the jitter curves, are different for the three waves. The jitter curves diminishes in the inverse direction of the transition slope increasing (tri -> sin -> rec). Fig.12 shows the UI jitter -SNR curves of the sequential CPLL, for the three input waves: sinusoidal (sin), triangular (tri) and rectangular (rec). This synchronizer has input limiter what gives digital format to the input signal. We verify that the jitter-SNR curves, are different for the three waves. The jitter curves diminishes in the inverse direction of the transition slope increasing (tri -> sin -> rec).
V. CONCLUSIONS
We studied four synchronizer types namely the analog, the hybrid, the combinational and the sequential. Then, we observed their output jitter as function of the input SNR for three different input carrier waves, namely the sinusoidal, the triangular and the rectangular.
We noted that generically the output jitter UI diminishes almost exponentially when the input SNR increases.
For the synchronizer without input limiter (analog) the jitter curves are similar for the sinusoidal and rectangular input waves and disadvantageous for the triangular input wave. All the noise contributes to the jitter in the three waves, but the triangular wave introduces a static jitter that damages the jitter curve.
For the synchronizers with input limiter (hybrid, combinational and sequential) the jitter curves decreases when the input waves slope increases, what improves the noise immunity.
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